This document describes a multi-stage power architecture as applied to 48V, ultra-high current applications. The multi-stage system can provide high power density within a small footprint and support high-current operations by decoupling the density, efficiency, and bandwidth requirements of the last stage supplying input to the voltage regulator for the PoL from the other stages of the architecture that supply input to the rest of the voltage regulators on the board. The described multi-stage system is more cost and resource-efficient than currently available power architectures, and can be implemented within smaller and smaller processing unit applications with increasing power density requirements.
Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 License.
"MULTI-STAGE 48V TO POINT-OF-LOAD (POL) POWER ARCHITECTURE FOR ULTRA-HIGH CURRENT PROCESSING UNIT APPLICATIONS", Technical Disclosure Commons, (August 20, 2018)